Forked from
Reform / reform-boundary-uboot
29026 commits behind the upstream repository.
-
Masahiro Yamada authored
Unlike Linux Kernel, U-Boot historically had *.dts files under board/$(VENDOR)/dts/ and *.dtsi files under arch/$(ARCH)/dts/. I think arch/$(ARCH)/dts dicretory is a better location to store both *.dts and *.dtsi files. For example, before this commit, board/xilinx/dts directory had both Microblaze dts (microblaze-generic.dts) and ARM dts (zynq-*.dts), which are totally unrelated. This commit moves *.dts to arch/$(ARCH)/dts/ directories, allowing us to describe nicely mutiple DTBs generation in the next commit. Signed-off-by:Masahiro Yamada <yamada.m@jp.panasonic.com>
Masahiro Yamada authoredUnlike Linux Kernel, U-Boot historically had *.dts files under board/$(VENDOR)/dts/ and *.dtsi files under arch/$(ARCH)/dts/. I think arch/$(ARCH)/dts dicretory is a better location to store both *.dts and *.dtsi files. For example, before this commit, board/xilinx/dts directory had both Microblaze dts (microblaze-generic.dts) and ARM dts (zynq-*.dts), which are totally unrelated. This commit moves *.dts to arch/$(ARCH)/dts/ directories, allowing us to describe nicely mutiple DTBs generation in the next commit. Signed-off-by:
tegra20-medcom-wide.dts 1.18 KiB
/dts-v1/;
#include "tegra20-tamonten.dtsi"
/ {
model = "Avionic Design Medcom-Wide";
compatible = "ad,medcom-wide", "nvidia,tegra20";
aliases {
usb0 = "/usb@c5008000";
sdhci0 = "/sdhci@c8000600";
};
memory {
reg = <0x00000000 0x20000000>;
};
host1x {
status = "okay";
dc@54200000 {
status = "okay";
rgb {
nvidia,panel = <&lcd_panel>;
status = "okay";
};
};
};
serial@70006300 {
clock-frequency = <216000000>;
};
i2c@7000c000 {
status = "disabled";
};
i2c@7000c400 {
status = "disabled";
};
i2c@7000c500 {
status = "disabled";
};
i2c@7000d000 {
status = "disabled";
};
usb@c5000000 {
status = "disabled";
};
usb@c5004000 {
status = "disabled";
};
lcd_panel: panel {
clock = <61715000>;
xres = <1366>;
yres = <768>;
left-margin = <2>;
right-margin = <47>;
hsync-len = <136>;
lower-margin = <21>;
upper-margin = <11>;
vsync-len = <4>;
nvidia,bits-per-pixel = <16>; nvidia,pwm = <&pwm 0 500000>;
nvidia,backlight-enable-gpios = <&gpio 13 0>; /* PB5 */
nvidia,backlight-vdd-gpios = <&gpio 176 0>; /* PW0 */
nvidia,lvds-shutdown-gpios = <&gpio 10 0>; /* PB2 */
nvidia,panel-timings = <0 0 0 0>;
};
};