Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
7 results

msg_port.c

Forked from Reform / reform-boundary-uboot
Source project has a limited visibility.
  • Bin Meng's avatar
    5750e5e2
    x86: quark: Optimize MRC execution time · 5750e5e2
    Bin Meng authored
    
    Intel Quark SoC has a low end x86 processor with only 400MHz
    frequency. Currently it takes about 15 seconds for U-Boot to
    boot to shell and the most time consuming part is with MRC,
    which is about 12 seconds. MRC programs lots of registers on
    the SoC internal message bus indirectly accessed via pci bus.
    
    To speed up the boot, create an optimized version of pci config
    read/write dword routines which directly operate on PCI I/O ports.
    These two routines are inlined to provide better performance too.
    Now it only takes about 3 seconds to finish MRC, which is really
    fast (4 times faster than before).
    
    Signed-off-by: default avatarBin Meng <bmeng.cn@gmail.com>
    Acked-by: default avatarSimon Glass <sjg@chromium.org>
    5750e5e2
    History
    x86: quark: Optimize MRC execution time
    Bin Meng authored
    
    Intel Quark SoC has a low end x86 processor with only 400MHz
    frequency. Currently it takes about 15 seconds for U-Boot to
    boot to shell and the most time consuming part is with MRC,
    which is about 12 seconds. MRC programs lots of registers on
    the SoC internal message bus indirectly accessed via pci bus.
    
    To speed up the boot, create an optimized version of pci config
    read/write dword routines which directly operate on PCI I/O ports.
    These two routines are inlined to provide better performance too.
    Now it only takes about 3 seconds to finish MRC, which is really
    fast (4 times faster than before).
    
    Signed-off-by: default avatarBin Meng <bmeng.cn@gmail.com>
    Acked-by: default avatarSimon Glass <sjg@chromium.org>