Select Git revision
fsl_pci_init.c
Forked from
Reform / reform-boundary-uboot
Source project has a limited visibility.
-
Zhao Qiang authored
T2080QDS PEX1/Slot#1 will down-train from x4 to x2, with SRDS_PRTCL_S1 = 0x66 and SRDS_PRTCL_S2 = 0x15. Soft reset PCIe can fix this issue. Signed-off-by:
Zhao Qiang <B45475@freescale.com> Reviewed-by:
York Sun <yorksun@freescale.com>
Zhao Qiang authoredT2080QDS PEX1/Slot#1 will down-train from x4 to x2, with SRDS_PRTCL_S1 = 0x66 and SRDS_PRTCL_S2 = 0x15. Soft reset PCIe can fix this issue. Signed-off-by:
Zhao Qiang <B45475@freescale.com> Reviewed-by:
York Sun <yorksun@freescale.com>