Skip to content
Snippets Groups Projects
Forked from Reform / reform-boundary-uboot
Source project has a limited visibility.
  • Bin Meng's avatar
    3e791416
    x86: ich-spi: Don't read cached lock status · 3e791416
    Bin Meng authored
    
    At present the ICH SPI controller driver reads the controller lock
    status from its register in the probe routine and saves the lock
    status to a member of priv. Later the driver uses the cached status
    from priv to judge whether the controller setting is locked and do
    different setup.
    
    But such logic is only valid when there is only the SPI controller
    driver that touches the SPI hardware. In fact the lock status change
    can be trigged outside the driver, eg: during the fsp_notify() call
    when Intel FSP is used.
    
    This changes the driver to read the lock status every time when an
    SPI transfer is initiated instead of reading the cached one.
    
    Signed-off-by: default avatarBin Meng <bmeng.cn@gmail.com>
    Reviewed-by: default avatarStefan Roese <sr@denx.de>
    3e791416
    History
    x86: ich-spi: Don't read cached lock status
    Bin Meng authored
    
    At present the ICH SPI controller driver reads the controller lock
    status from its register in the probe routine and saves the lock
    status to a member of priv. Later the driver uses the cached status
    from priv to judge whether the controller setting is locked and do
    different setup.
    
    But such logic is only valid when there is only the SPI controller
    driver that touches the SPI hardware. In fact the lock status change
    can be trigged outside the driver, eg: during the fsp_notify() call
    when Intel FSP is used.
    
    This changes the driver to read the lock status every time when an
    SPI transfer is initiated instead of reading the cached one.
    
    Signed-off-by: default avatarBin Meng <bmeng.cn@gmail.com>
    Reviewed-by: default avatarStefan Roese <sr@denx.de>