From 5e4b29c0b51bee9aaa4e8aeaacced3159f4748c5 Mon Sep 17 00:00:00 2001
From: Hans Baier <hansfbaier@gmail.com>
Date: Mon, 1 Feb 2021 11:48:06 +0700
Subject: [PATCH] sockit: Fix cable name, default to jtag_atlantic
---
litex_boards/platforms/arrow_sockit.py | 2 +-
litex_boards/targets/arrow_sockit.py | 13 +++++++++++--
2 files changed, 12 insertions(+), 3 deletions(-)
diff --git a/litex_boards/platforms/arrow_sockit.py b/litex_boards/platforms/arrow_sockit.py
index 7b0303a..b55f881 100644
--- a/litex_boards/platforms/arrow_sockit.py
+++ b/litex_boards/platforms/arrow_sockit.py
@@ -164,7 +164,7 @@ class Platform(AlteraPlatform):
AlteraPlatform.__init__(self, _device_map[revision], _io, connectors=_connectors_hsmc_gpio_daughterboard)
def create_programmer(self):
- return USBBlaster()
+ return USBBlaster(cable_name="CV SoCKit")
def do_finalize(self, fragment):
AlteraPlatform.do_finalize(self, fragment)
diff --git a/litex_boards/targets/arrow_sockit.py b/litex_boards/targets/arrow_sockit.py
index 34cf133..b91cad9 100755
--- a/litex_boards/targets/arrow_sockit.py
+++ b/litex_boards/targets/arrow_sockit.py
@@ -4,6 +4,15 @@
#
# Copyright (c) 2020 Hans Baier <hansfbaier@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause
+"""
+ This class provides basic support for the Arrow SoCKit.
+ Since the SoCKit has its USB2UART attached to the HPS
+ system, it is not available to the FPGA and thus the only
+ way to communicate is via JTAG serial which is configured
+ by default.
+ To access it, you can use the nios2_terminal application
+ included in the Intel/Altera quartus distribution.
+"""
import os
import argparse
@@ -44,9 +53,9 @@ class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(50e6), revision="revd", **kwargs):
platform = arrow_sockit.Platform(revision)
- # Defaults to Crossover UART because serial is attached to the HPS and cannot be used.
+ # Defaults to UART over JTAG because serial is attached to the HPS and cannot be used.
if kwargs["uart_name"] == "serial":
- kwargs["uart_name"] = "crossover"
+ kwargs["uart_name"] = "jtag_atlantic"
# SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, sys_clk_freq,
--
GitLab