Skip to content
GitLab
Explore
Sign in
Register
Reform
rkx7-litex-boards
Repository
rkx7-litex-boards
litex_boards
platforms
rz_easyfpga.py
Find file
Blame
History
Permalink
rz_easyfpga: adjust SDRAM clk phase
· 1333f89e
alainlou
authored
Sep 22, 2021
- also add 1:2 rate
1333f89e