Select Git revision
ddr
-
-
- Open in your IDE
- Download source code
- Download this directory
Haiying Wang
authored
Fix some bugs:
1. Correctly set intlv_ctl in cs_config.
2. Correctly set sa, ea in cs_bnds when bank interleaving mode is enabled.
3. Set base_address and total memory for each ddr controller in memory
controller interleaving mode.
Signed-off-by:
Haiying Wang <Haiying.Wang@freescale.com>
Name | Last commit | Last update |
---|---|---|
.. | ||
Makefile | ||
common_timing_params.h | ||
ctrl_regs.c | ||
ddr.h | ||
ddr1_2_dimm_params.h | ||
ddr1_dimm_params.c | ||
ddr2_dimm_params.c | ||
lc_common_dimm_params.c | ||
main.c | ||
options.c | ||
util.c |