drivers/ddr/fsl · 064d031ca6490d9641bbe308690b1f15b1f56077 · Reform / reform-boundary-uboot · GitLab

Snippets Groups Projects

driver/ddr/fsl: Fix a typo in timing_cfg_8 calculation

York Sun authored 10 years ago

wwt_bg should match rrt_bg. It was a typo in driver.

Signed-off-by: York Sun <yorksun@freescale.com>

dc1437af

dc1437af 10 years ago

Name	Last commit	Last update
..
Makefile
arm_ddr_gen3.c
ctrl_regs.c
ddr1_dimm_params.c
ddr2_dimm_params.c
ddr3_dimm_params.c
ddr4_dimm_params.c
fsl_ddr_gen4.c
interactive.c
lc_common_dimm_params.c
main.c
mpc85xx_ddr_gen1.c
mpc85xx_ddr_gen2.c
mpc85xx_ddr_gen3.c
mpc86xx_ddr.c
options.c
util.c