Skip to content
Snippets Groups Projects
Select Git revision
  • master default protected
  • early-display
  • variant-emmc-nvme-boot
  • 2023-01-25
  • v3
  • variant-emmc-nvme-boot
  • 2020-06-01
7 results

arm

  • Clone with SSH
  • Clone with HTTPS
  • Forked from Reform / reform-boundary-uboot
    14996 commits behind the upstream repository.
    user avatar
    Stefan Agner authored
    The clock parent of the AHB root clock when using mux option 1
    is the SYS PLL 270MHz clock. This is specified in  Table 5-11
    Clock Root Table of the i.MX 7Dual Applications Processor
    Reference Manual.
    
    While it could be a documentation error, the 270MHz parent is
    also mentioned in the boot ROM configuration in Table 6-28: The
    clock is by default at 135MHz due to a POST_PODF value of 1
    (=> divider of 2).
    
    Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
    f716bf11
    History