An error occurred while fetching folder content.
Forked from
Reform / reform-boundary-uboot
Source project has a limited visibility.
York Sun
authored
JEDEC spec requires the clocks to be stable before deasserting reset
signal for RDIMMs. Clocks start when any chip select is enabled and
clock control register is set. This patch also adds the interface to
toggle memory reset signal if needed by the boards.
Signed-off-by: 
York Sun <yorksun@freescale.com>| Name | Last commit | Last update |
|---|