An error occurred while fetching folder content.
Forked from
Reform / reform-boundary-uboot
Source project has a limited visibility.
Prabhakar Kushwaha
authored
The P1011, P1012, P1015, P1016, P1020, P1021, P1024, & P1025 SoCs require that we initialize the SERDES registers if the lanes are configured for PCIe. Additionally these devices PCIe controller do not support ASPM and we have to explicitly disable it. Signed-off-by:Prabhakar Kushwaha <prabhakar@freescale.com> Signed-off-by:
Kumar Gala <galak@kernel.crashing.org>
Name | Last commit | Last update |
---|